Store besparelser
Hurtig levering
Gemte
Log ind
0
Kurv
Kurv

A Pipelined Multi-Core Machine with Operating System Support

- Hardware Implementation and Correctness Proof

A Pipelined Multi-Core Machine with Operating System Support

- Hardware Implementation and Correctness Proof
Tjek vores konkurrenters priser

This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.

It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

• MIPS instruction set architecture (ISA) for application and for system programming

• cache coherent memory system

• store buffers in front of the data caches

• interrupts and exceptions

• memory management units (MMUs)

• pipelined processors: the classical five-stage pipeline is extended by two pipeline

stages for address translation

• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)

• I/O-interrupt controller and a disk

 

Tjek vores konkurrenters priser
Normalpris
kr 478
Fragt: 39 kr
6 - 8 hverdage
20 kr
Pakkegebyr
God 4 anmeldelser på
Tjek vores konkurrenters priser

This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.

It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

• MIPS instruction set architecture (ISA) for application and for system programming

• cache coherent memory system

• store buffers in front of the data caches

• interrupts and exceptions

• memory management units (MMUs)

• pipelined processors: the classical five-stage pipeline is extended by two pipeline

stages for address translation

• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)

• I/O-interrupt controller and a disk

 

Produktdetaljer
Sprog: Engelsk
Sider: 628
ISBN-13: 9783030432423
Indbinding: Paperback
Udgave:
ISBN-10: 3030432424
Udg. Dato: 10 maj 2020
Længde: 0mm
Bredde: 155mm
Højde: 235mm
Forlag: Springer Nature Switzerland AG
Oplagsdato: 10 maj 2020
Forfatter(e) Jonas Oberhauser, Wolfgang J. Paul, Petro Lutsyk


Kategori Algoritmer og datastrukturer


ISBN-13 9783030432423


Sprog Engelsk


Indbinding Paperback


Sider 628


Udgave


Længde 0mm


Bredde 155mm


Højde 235mm


Udg. Dato 10 maj 2020


Oplagsdato 10 maj 2020


Forlag Springer Nature Switzerland AG

Kategori sammenhænge